Slow Read Transfers
Slow Read Transfers
When the SLOW_READ parameter is set, CorePCIF transfers read data from the backend interface once every two
clock cycles when RD_SYNC = 0 and once every three clock cycles when RD_SYNC = 1, assuming the Master holds
IRDYN active, as shown in Figure 6-22 and Figure 6-23 on page 72 . If the Master deasserts IRDYN, additional clock
cycles will be inserted between the data transfers. Write transfers operate as normal, and transfers every clock cycle are
supported.
Enabling the SLOW_READ function removes the need for the internal data buffer, and hence reduces the gate count
requirements of the core considerably, especially when the SX-A and RTSX-S families are used.
cycle
0
1
2
3
4
5
6
7
8
9
10
11
12
clk
framen
cben[3:0]
6
0
ad[31:0]
ADDR
0
1
2
3
par
devseln
irdyn
trdyn
dp_start
dp_done
bar_select[2:0]
rd_cyc
rd_stb_out
rd_stb_in
0
mem_add[11:0]
mem_data_in[31:0]
000
0
004
1
008
2
00C
3
010
4
rd_sync
Figure 6-22 · Slow Read Transfer (RD_SYNC = 0)
v4.0
71
相关PDF资料
COREU1LL-AR IP MODULE COREU1LL
COREU1PHY-AR IP MODULE COREU1PHY
CORR-8BIT-XM-UT2 SITE LICENSE IP CORRELATOR XP
CP2-GSA-L CONN SHIELD LOWER TYPE A 22
CP2-HSA110-1 CONN SHROUD CPCI 2MM TYPE A 22
CP2-HSC055-4 CONN SHROUD CPCI 2MM TYPE C 11
CP2-K3567-SR-F COMPACT PCI - MISC
CP2105EK KIT EVAL FOR CP2105
相关代理商/技术参数
COREPCIF-RMFL 功能描述:IP MODULE 制造商:microsemi corporation 系列:- 零件状态:在售 类型:许可证 应用:- 版本:- 许可长度:- 许可 - 用户明细:- 操作系统:- 配套使用产品/相关产品:Microsemi 器件 媒体分发类型:- 标准包装:1
COREPCIF-UR 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
COREPCI-SN 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-SR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-UR 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPCI-XX 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:CorePCI v5.41
COREPRO LEDBULB 10.5-60W B 制造商:Philips Lumileds 功能描述:
COREPRO LEDBULB 10.5-60W E 制造商:Philips Lumileds 功能描述: